Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-08 02:52:53 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
8dd93e389eecebbe005886452cd60edefdbdc21a
yosys/frontends
T
History
Eddie Hung 1ebf7155a7 aiger: cleanup
2020-05-25 08:43:33 -07:00
..
aiger
aiger: cleanup
2020-05-25 08:43:33 -07:00
ast
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
blif
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
ilang
frontend: cleanup to use more ID::*, more dict<> instead of map<>
2020-05-04 10:48:37 -07:00
json
Update JSON front-end to process new attr/param encoding
2019-08-01 12:48:22 +02:00
liberty
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
rpc
Add WASI platform support.
2020-04-30 18:56:25 +00:00
verific
Revert "Add support for non-power-of-two mem chunks in verific importer"
2020-05-17 11:31:11 +02:00
verilog
Merge pull request #2057 from YosysHQ/eddie/fix_task_attr
2020-05-21 11:00:36 -07:00
Powered by Gitea Version: 1.27.2 Page: 77ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API