yosys/tests/csa_tree/add_chain_3.v

10 lines
114 B
Verilog

// Min chain len
module add_chain_3(
input [7:0] a, b, c,
output [7:0] y
);
assign y = a + b + c;
endmodule