yosys/tests/csa_tree/add_chain_2_neg.v

9 lines
119 B
Verilog

// Shouldnt generate csa tree
module add_chain_2(
input [7:0] a, b,
output [7:0] y
);
assign y = a + b;
endmodule