luke
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
yosys/tests/liberty/busdef2.lib.verilogsim.ok

5 lines
72 B
Plaintext
Raw Blame History

module not_cell (Y);
output Y;
assign Y = !A[0]; // !A[0]
endmodule
Reference in New Issue View Git Blame Copy Permalink