Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 20:12:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
8b239ee707a2bf4a868728046d7f64c16d74aa2a
yosys/frontends
T
History
whitequark 5c5881695d Merge pull request #1406 from whitequark/connect_rpc
rpc: new frontend
2019-09-30 17:38:20 +00:00
..
aiger
Merge pull request #1416 from YosysHQ/mmicko/frontend_binary_in
2019-09-30 17:49:23 +02:00
ast
Fix handling of read_verilog config in AstModule::reprocess_module(), fixes #1360
2019-09-20 12:16:20 +02:00
blif
Change signature of parse_blif to take IdString
2019-08-15 10:26:24 -07:00
ilang
Allow attributes on individual switch cases in RTLIL.
2019-07-08 11:34:58 +00:00
json
Update JSON front-end to process new attr/param encoding
2019-08-01 12:48:22 +02:00
liberty
stoi -> atoi
2019-08-07 11:09:17 -07:00
rpc
rpc: new frontend.
2019-09-30 15:53:11 +00:00
verific
Fix erroneous ifndef-NDEBUG in verific.cc
2019-08-17 14:49:55 +02:00
verilog
Fix handling of z_digit "?" and fix optimization of cmp with "z"
2019-09-13 13:39:39 +02:00
Powered by Gitea Version: 1.27.2 Page: 824ms Template: 15ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API