Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 04:41:06 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
89c74ffd7189d4898feb476ff70376385d516eb2
yosys/passes
T
History
Marcelina Kościelnicka 4e03865d5b Add support for memory writes in processes.
2021-03-08 20:16:29 +01:00
..
cmds
Add support for memory writes in processes.
2021-03-08 20:16:29 +01:00
equiv
use the new isPublic() in a few places
2020-09-14 12:43:18 +02:00
fsm
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
hierarchy
Sign extend port connections where necessary
2020-12-18 20:33:14 -07:00
memory
memory_dff: Remove code looking for $mux cells.
2021-03-08 16:58:12 +01:00
opt
opt_share: Fix X and CO signal width for shifted $alu in opt_share.
2021-01-14 14:54:08 +01:00
pmgen
passes/pmgen/pmgen.py: trivial change to remove C++ compiler warnings
2020-12-23 14:38:25 -08:00
proc
Add support for memory writes in processes.
2021-03-08 20:16:29 +01:00
sat
sim: Avoid a crash on empty cell connection.
2021-03-08 17:03:31 +01:00
techmap
Replace assert in abc9_ops with more useful error message
2021-03-07 18:52:14 +01:00
tests
Replace "ILANG" with "RTLIL" everywhere.
2020-08-26 17:29:32 +00:00
Powered by Gitea Version: 1.27.2 Page: 1107ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API