tux3 88f5977093 SystemVerilog support for implicit named port connections ... This is the `foo foo(.port1, .port2);` SystemVerilog syntax introduced in IEEE1800-2005.		2019-06-06 18:07:49 +02:00
..
.gitignore	Add "make coverage"	2018-08-27 14:22:21 +02:00
Makefile.inc	Read bigger Verilog files.	2019-05-18 14:20:30 +03:00
const2ast.cc	Added support for unsized constants, fixes #1022	2019-05-27 11:42:10 +02:00
preproc.cc	Support SystemVerilog `` extension for macros	2018-05-17 00:09:56 -04:00
verilog_frontend.cc	Merge remote-tracking branch 'origin/master' into clifford/specify	2019-05-03 15:05:57 -07:00
verilog_frontend.h	Add specify parser	2019-04-23 21:36:59 +02:00
verilog_lexer.l	Merge branch 'master' into wandwor	2019-05-27 19:07:46 +02:00
verilog_parser.y	SystemVerilog support for implicit named port connections	2019-06-06 18:07:49 +02:00