yosys/techlibs/intel at 88e7f90663f440b24d97a65804ee23b1d82dbed7 - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-29 01:24:25 +02:00

Files

T

History

Marcelina Kościelnicka 88e7f90663 Update dff2dffe, dff2dffs, zinit to new FF types.

2020-06-23 18:24:53 +02:00

..

Add force_downto and force_upto wire attributes.

2020-05-19 01:42:40 +02:00

intel: Map M9K BRAM only on families that have it

2019-07-23 18:11:11 +01:00

Update dff2dffe, dff2dffs, zinit to new FF types.

2020-06-23 18:24:53 +02:00

Update dff2dffe, dff2dffs, zinit to new FF types.

2020-06-23 18:24:53 +02:00

Update dff2dffe, dff2dffs, zinit to new FF types.

2020-06-23 18:24:53 +02:00

Update dff2dffe, dff2dffs, zinit to new FF types.

2020-06-23 18:24:53 +02:00

Update dff2dffe, dff2dffs, zinit to new FF types.

2020-06-23 18:24:53 +02:00

Makefile.inc

synth_intel_alm: alternative synthesis for Intel FPGAs

2020-04-15 11:40:41 +02:00

synth_intel.cc

Use C++11 final/override keywords.

2020-06-18 23:34:52 +00:00