Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
87aef8f0cc9ee63fc8fe5eb26e6ceb73aa83b5c9
yosys/frontends
T
History
Clifford Wolf 65234d4b24 Fix handling of eventually properties in verific importer
Signed-off-by: Clifford Wolf <[email protected]>
2018-07-17 12:43:30 +02:00
..
ast
Fix handling of signed memories
2018-06-28 16:57:03 +02:00
blif
Increase maximum LUT size in blifparse to 12 bits
2017-09-27 15:27:42 +02:00
ilang
Added avail params to ilang format, check module params in 'hierarchy -check'
2016-10-22 11:05:49 +02:00
json
Parse reals as string in JSON front-end
2017-09-26 14:37:03 +02:00
liberty
Bugfix in liberty parser (as suggested by aiju in #569)
2018-06-15 18:56:44 +02:00
verific
Fix handling of eventually properties in verific importer
2018-07-17 12:43:30 +02:00
verilog
Support SystemVerilog `` extension for macros
2018-05-17 00:09:56 -04:00
Powered by Gitea Version: 1.27.2 Page: 77ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API