Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
8740fdf1d799fd8a3196bac28fe4e418e74f2acc
yosys/passes
T
History
Zachary Snow c8b45a4a82 bugpoint: add runner option
2021-03-17 15:54:00 -04:00
..
cmds
bugpoint: add runner option
2021-03-17 15:54:00 -04:00
equiv
use the new isPublic() in a few places
2020-09-14 12:43:18 +02:00
fsm
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
hierarchy
Sign extend port connections where necessary
2020-12-18 20:33:14 -07:00
memory
memory_dff: Remove now-useless write port handling.
2021-03-08 20:16:29 +01:00
opt
opt_clean: Remove init attribute bits together with removed DFFs.
2021-03-15 17:16:53 +01:00
pmgen
Add _pm.h files to GENLIST, fixes vcxsrc target
2021-03-11 15:56:32 +01:00
proc
proc_arst: Add special-casing of clock signal in conditionals.
2021-03-15 17:17:29 +01:00
sat
sim: Avoid a crash on empty cell connection.
2021-03-08 17:03:31 +01:00
techmap
Replace assert in abc9_ops with more useful error message
2021-03-07 18:52:14 +01:00
tests
Replace "ILANG" with "RTLIL" everywhere.
2020-08-26 17:29:32 +00:00
Powered by Gitea Version: 1.27.2 Page: 80ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API