yosys/techlibs at 856a3dc98dcebdfdd331a5394a4556c00b4fcb8c - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-02 02:57:40 +02:00

Files

T

History

Marcin Kościelnicki 1d098b7195 gowin: Add missing .gitignore entries

2019-11-22 14:40:36 +01:00

..

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

make note that it is for latch mode

2019-09-18 17:48:16 +02:00

Do not map $eq and $ne in cmp2lut, only proper arithmetic cmp

2019-11-11 15:07:29 +01:00

Fix spacing

2019-08-06 16:47:55 -07:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

ecp5: Use new autoname pass for better cell/net names

2019-11-15 21:03:11 +00:00

FF should be initialized to 0

2019-10-04 13:27:10 +02:00

gowin: Add missing .gitignore entries

2019-11-22 14:40:36 +01:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

Merge pull request #1490 from YosysHQ/clifford/autoname

2019-11-14 18:03:44 +01:00

techlibs/intel: Clean up Makefile

2019-08-05 11:22:11 -07:00

Revert "synth_* with -retime option now calls abc with -D 1 as well"

2019-04-18 07:59:16 -07:00

xilinx: Add simulation models for MULT18X18* and DSP48A*.

2019-11-19 01:00:58 +01:00

.gitignore

added .gitignore files

2013-01-05 11:19:11 +01:00