Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 12:44:23 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
835688bf80eb9db7241c1aa767b7e97dad1c0eeb
yosys/backends
T
History
Marcelina Kościelnicka b6721aa9d8 backend/firrtl: Convert to use Mem helpers.
2021-05-24 14:00:33 +02:00
..
aiger
abc9: fix SCC issues (#2694)
2021-03-29 22:01:57 -07:00
blif
backends/blif: Remove unused vector of strings (#2420)
2020-11-16 09:31:48 +01:00
btor
btor: Use is_mem_cell in one more place.
2021-05-23 20:34:52 +02:00
cxxrtl
cxxrtl: don't assert on edge sync rules tied to a constant.
2021-03-07 14:29:30 +00:00
edif
use the new isPublic() in a few places
2020-09-14 12:43:18 +02:00
firrtl
backend/firrtl: Convert to use Mem helpers.
2021-05-24 14:00:33 +02:00
intersynth
Replace "ILANG" with "RTLIL" everywhere.
2020-08-26 17:29:32 +00:00
json
json: Improve the "processes in module" message a bit.
2021-03-23 15:53:49 +01:00
protobuf
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
rtlil
rtlil: Fix process memwr roundtrip.
2021-03-23 19:49:47 +01:00
simplec
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
smt2
kernel/rtlil: Extract some helpers for checking memory cell types.
2021-05-22 21:43:00 +02:00
smv
btor, smt2, smv: Add a hint on how to deal with funny FF types.
2021-02-25 22:04:04 +01:00
spice
add buffer option to spice backend
2021-01-13 17:24:28 +01:00
table
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
verilog
kernel/rtlil: Extract some helpers for checking memory cell types.
2021-05-22 21:43:00 +02:00
Powered by Gitea Version: 1.27.2 Page: 2304ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API