Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 19:31:00 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
82d1fd77de31aece7b8a4f31fa53cb9dda2ec5f6
yosys/techlibs/intel/max10
T
History
Larry Doolittle 50bcd9a728 Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00
..
cells_arith.v
Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00
cells_map.v
Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00
cells_sim.v
Clean whitespace and permissions in techlibs/intel
2017-10-05 16:23:49 +02:00
Powered by Gitea Version: 1.27.2 Page: 3546ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API