mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-06 10:03:36 +02:00
13 lines
261 B
Plaintext
13 lines
261 B
Plaintext
read_verilog -icells <<EOT
|
|
module top(input C, D, output Q);
|
|
$_DFF_P_ ff (.C(C), .D(D), .Q(Q));
|
|
endmodule
|
|
EOT
|
|
|
|
dfflibmap -liberty dfflibmap_noninv.lib
|
|
clean
|
|
|
|
select -assert-count 1 t:DFF_Q
|
|
select -assert-none t:DFF_QN t:DFF_Q_ALT
|
|
select -assert-none t:$_NOT_
|