Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 20:12:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
8262997c4ea1cb6acafb5d8f29f1300da2746d5e
yosys/techlibs
T
History
Eddie Hung 69850204c4 Merge pull request #2077 from YosysHQ/eddie/abc9_dff_improve
abc9: -dff improvements
2020-06-04 08:15:25 -07:00
..
achronix
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
anlogic
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
common
Merge pull request #2077 from YosysHQ/eddie/abc9_dff_improve
2020-06-04 08:15:25 -07:00
coolrunner2
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
easic
Update doc that "-retime" calls abc with "-dff -D 1"
2019-12-30 13:28:29 -08:00
ecp5
ecp5: cleanup unused +/ecp5/abc9_model.v
2020-05-23 08:17:40 -07:00
efinix
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
gowin
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
greenpak4
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
ice40
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
intel
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
intel_alm
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
sf2
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
xilinx
xilinx: tidy up cells_sim.v a little
2020-05-25 09:48:11 -07:00
.gitignore
…
Powered by Gitea Version: 1.27.2 Page: 3353ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API