Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 12:44:23 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
819ca7309620b3791c7b93de44990ffb4fceb30f
yosys/passes
T
History
Clifford Wolf 47c89d600c Merge pull request #676 from rafaeltp/master
Splits SigSpec into bits before calling check_signal_in_fanout (solves #675)
2018-12-01 04:11:19 +01:00
..
cmds
Merge pull request #625 from aman-goel/master
2018-09-14 12:36:13 +02:00
equiv
using [i] to access individual bits of SigSpec and merging bits into a tmp Sig before setting the port to new signal
2018-10-21 11:32:44 -07:00
fsm
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
hierarchy
Refactor code to avoid code duplication + added comments
2018-10-20 16:06:48 +02:00
memory
memory_bram: Reset make_outreg when growing read ports
2018-10-19 14:46:31 +01:00
opt
Add iteration limit to "opt_muxtree"
2018-11-20 17:56:47 +01:00
proc
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
sat
Fixed minor typo in "sim" help message
2018-09-12 18:34:27 -04:00
techmap
DFFLIBMAP: changed 'missing pin' error into a warning with additional reason/info.
2018-11-06 12:11:52 +01:00
tests
Consistent use of 'override' for virtual methods in derived classes.
2018-07-20 23:51:06 -07:00
Powered by Gitea Version: 1.27.2 Page: 803ms Template: 14ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API