Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-30 01:48:17 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
7f734ecc098a2a113ced835cefc9d4e1982f08d0
yosys/tests
T
History
Clifford Wolf 28cf48e31f Some improvements in FSM mapping and recoding
2014-08-14 11:22:45 +02:00
..
asicworld
Added "make -j{N}" support to "make test"
2014-07-30 19:23:26 +02:00
fsm
Some improvements in FSM mapping and recoding
2014-08-14 11:22:45 +02:00
hana
Consolidated hana test benches into fewer files
2014-08-01 03:57:37 +02:00
memories
Added SAT-based write-port sharing to memory_share
2014-07-19 15:33:55 +02:00
realmath
Added note to "make test": use git checkout of iverilog
2014-07-16 10:03:07 +02:00
sat
Added yet another resource sharing test case
2014-07-20 21:15:01 +02:00
share
Added "wreduce" to some of the standard test benches
2014-08-03 20:22:33 +02:00
simple
Added multi-dim memory test (requires iverilog git head)
2014-08-12 10:37:47 +02:00
techmap
Changed tests/techmap/mem_simple_4x1_map for new $mem/$memwr WR_EN interface
2014-07-16 14:08:51 +02:00
tools
Added "wreduce" to some of the standard test benches
2014-08-03 20:22:33 +02:00
various
Added tests/various/.gitignore
2014-07-26 17:43:41 +02:00
vloghtb
Added "wreduce" to some of the standard test benches
2014-08-03 20:22:33 +02:00
Powered by Gitea Version: 1.27.2 Page: 387ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API