Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 03:23:11 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
7f2ea7d222f159842e391d080a1b5bdc6c5a7006
yosys/backends
T
History
CatherineandIrides 7f2ea7d222 cxxrtl: demote wires not inlinable only in debug_eval to locals.
Fixes #3112.

Co-authored-by: Irides <[email protected]>
2021-12-15 09:14:33 +00:00
..
aiger
sta: very crude static timing analysis pass
2021-11-25 17:20:27 +01:00
blif
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
btor
Hook up $aldff support in various passes.
2021-10-02 21:01:21 +02:00
cxxrtl
cxxrtl: demote wires not inlinable only in debug_eval to locals.
2021-12-15 09:14:33 +00:00
edif
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
firrtl
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
intersynth
Intersynth URL
2021-06-09 12:42:52 +02:00
json
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
protobuf
Fix protobuf backend build dependencies
2021-09-17 13:36:39 +10:00
rtlil
rtlil: Dump empty connections when whole module is selected.
2021-12-12 01:22:06 +01:00
simplec
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
smt2
Hook up $aldff support in various passes.
2021-10-02 21:01:21 +02:00
smv
Hook up $aldff support in various passes.
2021-10-02 21:01:21 +02:00
spice
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
table
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
verilog
Add clean_zerowidth pass, use it for Verilog output.
2021-12-12 19:56:50 +01:00
Powered by Gitea Version: 1.27.2 Page: 104ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API