Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-07 10:32:59 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
7f110e7018d35f29cf6a5d3031400a8044c8d32d
yosys/passes
T
History
Clifford Wolf 7f110e7018 renamed SigSpec::to_single_sigbit() to SigSpec::as_bit(), added is_bit()
2015-10-24 22:56:40 +02:00
..
cmds
renamed SigSpec::to_single_sigbit() to SigSpec::as_bit(), added is_bit()
2015-10-24 22:56:40 +02:00
equiv
renamed SigSpec::to_single_sigbit() to SigSpec::as_bit(), added is_bit()
2015-10-24 22:56:40 +02:00
fsm
renamed SigSpec::to_single_sigbit() to SigSpec::as_bit(), added is_bit()
2015-10-24 22:56:40 +02:00
hierarchy
Spell check (by Larry Doolittle)
2015-08-14 10:56:05 +02:00
memory
Bugfix in bram read-enable code
2015-09-25 14:22:33 +02:00
opt
Fixed handling of driver-driver conflicts in wreduce
2015-10-24 13:44:35 +02:00
proc
Re-created command-reference-manual.tex, copied some doc fixes to online help
2015-08-14 11:27:19 +02:00
sat
renamed SigSpec::to_single_sigbit() to SigSpec::as_bit(), added is_bit()
2015-10-24 22:56:40 +02:00
techmap
equiv_purge bugfix, using SigChunk in Yosys namespace
2015-10-24 19:09:45 +02:00
tests
Added "test_cell -noeval"
2015-09-25 17:27:18 +02:00
Powered by Gitea Version: 1.27.2 Page: 63ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API