Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-29 09:30:28 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
7ef6da4c7d418b53ea2868ea452a856cfb2d5b21
yosys/techlibs/anlogic
T
History
Miodrag Milanovic 36482680d5 Removed dbits 8 since 9 will always be picked
2022-01-19 08:51:25 +01:00
..
.gitignore
anlogic: support BRAM mapping
2021-12-17 20:28:22 +08:00
anlogic_eqn.cc
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
anlogic_fixcarry.cc
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
arith_map.v
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
brams_init.py
anlogic: support BRAM mapping
2021-12-17 20:28:22 +08:00
brams_map.v
anlogic: support BRAM mapping
2021-12-17 20:28:22 +08:00
brams.txt
Removed dbits 8 since 9 will always be picked
2022-01-19 08:51:25 +01:00
cells_map.v
anlogic: Fix FF mapping.
2020-07-17 14:03:21 +02:00
cells_sim.v
anlogic: Use dfflegalize.
2020-07-14 05:02:50 +02:00
eagle_bb.v
Revert "Leave only real black box cells"
2018-12-17 23:20:40 +08:00
lutram_init_16x4.vh
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
lutrams_map.v
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
lutrams.txt
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
Makefile.inc
anlogic: support BRAM mapping
2021-12-17 20:28:22 +08:00
synth_anlogic.cc
anlogic: support BRAM mapping
2021-12-17 20:28:22 +08:00
Powered by Gitea Version: 1.27.2 Page: 69ms Template: 3ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API