Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
7cac3b1c8bab3ba7749f4e272544f3f5f3dfa1e2
yosys/passes
T
History
Eddie Hung 7cac3b1c8b abc9 -- multiple connections for inouts
2019-02-26 12:18:28 -08:00
..
cmds
Hotfix for 4c82ddf
2019-02-21 19:27:23 +01:00
equiv
Fix equiv_opt indenting
2018-12-16 15:57:28 +01:00
fsm
fsm_opt: Fix runtime error for FSMs without a reset state
2019-02-07 10:35:36 +00:00
hierarchy
Fix typographical and grammatical errors and inconsistencies.
2019-01-02 13:12:17 +00:00
memory
memory_collect: do not truncate 'x from \INIT.
2018-12-21 02:01:27 +00:00
opt
Merge pull request #818 from YosysHQ/clifford/dffsrfix
2019-02-21 18:58:44 +01:00
pmgen
Fix typo in passes/pmgen/README.md
2019-02-21 18:50:02 +01:00
proc
proc_clean: fix critical typo.
2019-01-23 22:08:38 +00:00
sat
expose command to not skip 'internal' wires beginning with '$'
2019-02-16 13:45:17 -08:00
techmap
abc9 -- multiple connections for inouts
2019-02-26 12:18:28 -08:00
tests
flowmap: implement depth relaxation.
2019-01-08 01:13:05 +00:00
Powered by Gitea Version: 1.27.2 Page: 84ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API