Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-31 18:24:48 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
7bbdf6049aeced309a2fe7e10f2f60b6cd7dd596
yosys/techlibs/gowin
T
History
Aritz Erkiaga 9a11204329 Update ALU MULT mode in gowin to match nextpnr
2024-12-23 11:12:48 +01:00
..
arith_map.v
gowin: Fix X output of $alu techmap
2023-05-01 17:56:41 +02:00
brams_map.v
gowin: Fix SDP write enable port.
2024-01-30 17:06:59 +10:00
brams.txt
gowin: Change BYTE ENABLE handling.
2024-01-27 17:19:49 +10:00
cells_map.v
iopadmap: Add native support for negative-polarity output enable.
2021-11-09 15:40:16 +01:00
cells_sim.v
Update ALU MULT mode in gowin to match nextpnr
2024-12-23 11:12:48 +01:00
cells_xtra_gw1n.v
gowin: split cells_xtra by family
2024-11-26 15:42:22 +01:00
cells_xtra_gw2a.v
gowin: split cells_xtra by family
2024-11-26 15:42:22 +01:00
cells_xtra_gw5a.v
gowin: split cells_xtra by family
2024-11-26 15:42:22 +01:00
cells_xtra.py
gowin: split cells_xtra by family
2024-11-26 15:42:22 +01:00
lutrams_map.v
gowin: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
lutrams.txt
gowin: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
Makefile.inc
gowin: split cells_xtra by family
2024-11-26 15:42:22 +01:00
synth_gowin.cc
gowin: split cells_xtra by family
2024-11-26 15:42:22 +01:00
Powered by Gitea Version: 1.27.2 Page: 2899ms Template: 265ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API