Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-08-30 09:58:22 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
7932672fc2aec7b2cd01482597739eaeb769c612
yosys/techlibs
T
History
R. Ou 7932672fc2 coolrunner2: Attempt to give wires/cells more meaningful names
2020-03-02 01:40:57 -08:00
..
achronix
Remove executable flag from files
2020-02-15 10:36:44 +01:00
anlogic
synth_*: call 'opt -fast' after 'techmap'
2020-02-05 18:39:01 -08:00
common
techmap: fix shiftx2mux decomposition
2020-02-07 11:02:48 -08:00
coolrunner2
coolrunner2: Attempt to give wires/cells more meaningful names
2020-03-02 01:40:57 -08:00
easic
Update doc that "-retime" calls abc with "-dff -D 1"
2019-12-30 13:28:29 -08:00
ecp5
synth_*: call 'opt -fast' after 'techmap'
2020-02-05 18:39:01 -08:00
efinix
synth_*: call 'opt -fast' after 'techmap'
2020-02-05 18:39:01 -08:00
gowin
Removing cells_sim.v from bram techmap pass
2020-02-06 14:38:29 -06:00
greenpak4
synth_*: call 'opt -fast' after 'techmap'
2020-02-05 18:39:01 -08:00
ice40
synth_*: call 'opt -fast' after 'techmap'
2020-02-05 18:39:01 -08:00
intel
Add log_experimental() and experimental() API and "yosys -x"
2020-01-27 18:27:47 +01:00
sf2
synth_*: call 'opt -fast' after 'techmap'
2020-02-05 18:39:01 -08:00
xilinx
xilinx: mark IOBUFDSE3 IOB pin as external
2020-02-27 13:15:57 +01:00
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00
Powered by Gitea Version: 1.27.2 Page: 577ms Template: 9ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API