Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
792de6e2eb3eb3fdb9be23d69dae6bdd743aa271
yosys/passes
T
History
George Rennie 8f6058a7d6 bufnorm: preserve constant bits driving wires
2024-11-07 11:48:48 +01:00
..
cmds
Merge pull request #4707 from povik/stat-unused
2024-11-05 09:38:29 +01:00
equiv
equiv_simple: Take FFs into account for driver map
2024-02-21 12:05:52 +01:00
fsm
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
hierarchy
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
memory
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
opt
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
pmgen
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
proc
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
sat
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
techmap
bufnorm: preserve constant bits driving wires
2024-11-07 11:48:48 +01:00
tests
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
Powered by Gitea Version: 1.27.2 Page: 50ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API