yosys/techlibs
Miodrag Milanovic 792cf8326e defult nowidelut for xo2/3/3d 2023-08-29 10:08:55 +02:00
..
achronix
anlogic
common ast: add `PRIORITY` to `$print` cells 2023-08-11 04:46:52 +02:00
coolrunner2
easic
ecp5 ecp5_gsr -> lattice_gsr, change opt_lut_ins to accept lattice as tech 2023-08-22 10:50:11 +02:00
efinix
fabulous fabulous: Add support for LUT6s 2023-04-12 18:42:09 +02:00
gatemate gatemate: Prevent implicit declaration of `ram_{we,en}` 2023-06-05 19:08:44 +02:00
gowin Merge pull request #3737 from yrabbit/all-primitives-script 2023-05-09 11:13:51 +02:00
greenpak4
ice40 ice40: Fix path delay definitions 2023-03-10 10:48:05 +01:00
intel
intel_alm intel_alm: re-enable 8x40-bit M10K support 2023-05-29 06:42:03 +01:00
lattice defult nowidelut for xo2/3/3d 2023-08-29 10:08:55 +02:00
nexus
quicklogic
sf2
xilinx Update Xilinx cell definitions, fixes #3699 2023-03-23 09:44:36 +01:00
.gitignore