This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-06 20:12:09 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
79075d123f749ad39bf35f658f00a79a24efcf98
yosys
/
frontends
/
verilog
T
History
Clifford Wolf
36ea98385f
Add warning for SV "restrict" without "property"
...
Signed-off-by: Clifford Wolf <
[email protected]
>
2018-11-04 15:57:17 +01:00
..
.gitignore
Add "make coverage"
2018-08-27 14:22:21 +02:00
const2ast.cc
Convert more log_error() to log_file_error() where possible.
2018-07-20 09:37:44 -07:00
Makefile.inc
Add "make coverage"
2018-08-27 14:22:21 +02:00
preproc.cc
Support SystemVerilog `` extension for macros
2018-05-17 00:09:56 -04:00
verilog_frontend.cc
Add "read_verilog -noassert -noassume -assert-assumes"
2018-09-24 20:51:16 +02:00
verilog_frontend.h
Add "read_verilog -noassert -noassume -assert-assumes"
2018-09-24 20:51:16 +02:00
verilog_lexer.l
Merge pull request
#659
from rubund/sv_interfaces
2018-10-18 10:58:47 +02:00
verilog_parser.y
Add warning for SV "restrict" without "property"
2018-11-04 15:57:17 +01:00
