This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-08-29 17:38:17 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
78fd24f40f1e2be64e8ea8116a8a2277cb3a9baf
yosys
/
techlibs
/
altera_intel
T
History
Larry Doolittle
2021ddecb3
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
..
cycloneiv
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
max10
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
lpm_functions.v
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
Makefile.inc
Add initial support for both MAX10 and Cyclone IV (E|GX) FPGAs
2017-04-05 23:01:29 -05:00
synth_intel.cc
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00