Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 18:13:40 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
77b1dfd8c3441d7552491c8e12eebcf4b369b52d
yosys/passes
T
History
Marcelina Kościelnicka 77b1dfd8c3 opt_mem: Remove constant-value bit lanes.
2022-05-07 23:13:16 +02:00
..
cmds
show: Fix width labels.
2022-04-04 22:48:09 +02:00
equiv
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
fsm
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
hierarchy
Reorder steps in -auto-top to fix synth command, fixes #3261
2022-04-05 14:02:37 +02:00
memory
memory_share: fix wrong argidx in extra_args
2022-05-05 16:58:39 +08:00
opt
opt_mem: Remove constant-value bit lanes.
2022-05-07 23:13:16 +02:00
pmgen
Update comment
2022-02-02 03:21:09 +01:00
proc
proc_dff: Emit $aldff.
2021-10-27 14:14:24 +02:00
sat
AIM file could have gaps in or between inputs and inits
2022-05-02 11:18:30 +02:00
techmap
abc: Use dict/pool instead of std::map/std::set
2022-05-04 22:04:50 +02:00
tests
Add $bmux and $demux cells.
2022-01-28 23:34:41 +01:00
Powered by Gitea Version: 1.27.2 Page: 44ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API