luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-02 11:07:41 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
76c615b2ae45d3015d5fa7c6f7ebc8b772b61847
yosys/tests/sim
T
History
Roland CoeurjolyandMiodrag Milanović 76c615b2ae Fix: handle VCD variable references with and without whitespace 
Co-authored-by: Miodrag Milanović <[email protected]>
Co-authored-by: Roland Coeurjoly <[email protected]>
2024-10-01 11:51:20 +02:00
..
tb
test dlatchsr and adlatch
2022-02-16 13:58:51 +01:00
.gitignore
Added test cases
2022-02-16 13:27:59 +01:00
adff.v
Added test cases
2022-02-16 13:27:59 +01:00
adffe.v
Added test cases
2022-02-16 13:27:59 +01:00
adlatch.v
Added test cases
2022-02-16 13:27:59 +01:00
aldff.v
Added test cases
2022-02-16 13:27:59 +01:00
aldffe.v
Added test cases
2022-02-16 13:27:59 +01:00
dff.v
Added test cases
2022-02-16 13:27:59 +01:00
dffe.v
Added test cases
2022-02-16 13:27:59 +01:00
dffsr.v
Added test cases
2022-02-16 13:27:59 +01:00
dlatch.v
Added test cases
2022-02-16 13:27:59 +01:00
dlatchsr.v
test dlatchsr and adlatch
2022-02-16 13:58:51 +01:00
run-test.sh
Replace GNU specific invocation of basename(1) with the equivalent
2022-10-23 11:02:18 +13:00
sdff.v
Added test cases
2022-02-16 13:27:59 +01:00
sdffce.v
Added test cases
2022-02-16 13:27:59 +01:00
sdffe.v
Added test cases
2022-02-16 13:27:59 +01:00
sim_adff.ys
Added test cases
2022-02-16 13:27:59 +01:00
sim_adffe.ys
Added test cases
2022-02-16 13:27:59 +01:00
sim_adlatch.ys
test dlatchsr and adlatch
2022-02-16 13:58:51 +01:00
sim_aldff.ys
Added test cases
2022-02-16 13:27:59 +01:00
sim_aldffe.ys
Added test cases
2022-02-16 13:27:59 +01:00
sim_dff.ys
Added test cases
2022-02-16 13:27:59 +01:00
sim_dffe.ys
Added test cases
2022-02-16 13:27:59 +01:00
sim_dffsr.ys
Added test cases
2022-02-16 13:27:59 +01:00
sim_dlatch.ys
Added test cases
2022-02-16 13:27:59 +01:00
sim_dlatchsr.ys
test dlatchsr and adlatch
2022-02-16 13:58:51 +01:00
sim_sdff.ys
Added test cases
2022-02-16 13:27:59 +01:00
sim_sdffce.ys
Added test cases
2022-02-16 13:27:59 +01:00
sim_sdffe.ys
Added test cases
2022-02-16 13:27:59 +01:00
var_reference_with_whitespace.vcd
Fix: handle VCD variable references with and without whitespace
2024-10-01 11:51:20 +02:00
var_reference_without_whitespace.vcd
Fix: handle VCD variable references with and without whitespace
2024-10-01 11:51:20 +02:00
vcd_var_reference_whitespace.ys
Fix: handle VCD variable references with and without whitespace
2024-10-01 11:51:20 +02:00
vector_assign.il
Fix: handle VCD variable references with and without whitespace
2024-10-01 11:51:20 +02:00