yosys/techlibs/intel
Richard Herveille 2893938355 Removed SystemVerilog module end label 2024-03-19 01:31:36 +01:00
..
common
cyclone10lp
cycloneiv
cycloneive
max10
Makefile.inc
synth_intel.cc