mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-09-08 04:41:06 +02:00
The code in memory_libmap expects `clk_en` to be initialized for all `PortVariant`s but the parsing in memlib.cc didn't initialize it for variants of kind `PortKind::Ar` (async read ports). While this fixes the immediate CI failure, it would be best to refactor the code so it becomes obvious if something isn't initialized.