yosys/tests/functional/single_cells/rtlil/test_cell_mux_00000.il

16 lines
315 B
Plaintext

# Generated by Yosys 0.41+101 (git sha1 83a8e5de4, g++ 13.2.0 -fPIC -Os)
autoidx 1
module \gold
wire width 4 input 1 \A
wire width 4 input 2 \B
wire input 3 \S
wire width 4 output 4 \Y
cell $mux \UUT
parameter \WIDTH 4
connect \A \A
connect \B \B
connect \S \S
connect \Y \Y
end
end