Files
yosys/passes/techmap
Jannis Harder 7203ba7bc1 Add bitwise $bweqx and $bwmux cells
The new bitwise case equality (`$bweqx`) and bitwise mux (`$bwmux`)
cells enable compact encoding and decoding of 3-valued logic signals
using multiple 2-valued signals.
2022-11-30 18:24:35 +01:00
..
2022-01-28 23:34:41 +01:00
2022-01-28 23:34:41 +01:00
2021-06-09 12:44:37 +02:00
2021-08-11 13:34:10 +02:00
2022-09-20 14:31:19 +02:00
2021-06-09 12:44:37 +02:00
2022-01-28 23:34:41 +01:00
2021-10-07 04:24:06 +02:00