This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-09-06 20:12:09 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
6f3b384ac4ca162bb45c252edaedd50f03beb0ff
yosys
/
techlibs
/
intel
T
History
Emil J. Tywoniak
8042d0dc77
Revert "intel: register bram celltypes"
...
This reverts commit 16785a7f75af3a9d7be9f6450edbb927ce873d4a.
2026-07-17 23:38:01 +02:00
..
common
End of file fix
2026-06-23 07:23:41 +02:00
cyclone10lp
End of file fix
2026-06-23 07:23:41 +02:00
cycloneiv
End of file fix
2026-06-23 07:23:41 +02:00
cycloneive
End of file fix
2026-06-23 07:23:41 +02:00
max10
End of file fix
2026-06-23 07:23:41 +02:00
CMakeLists.txt
synth_intel: fix broken dsp mapping
2026-06-22 17:51:26 +02:00
synth_intel.cc
Revert "intel: register bram celltypes"
2026-07-17 23:38:01 +02:00
