luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 19:31:00 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
6e152f7aa1a5752eae6e7bd8a67dfce2bd0d64f6
yosys/backends/firrtl
T
History
Adam Izraelevitz 794cec0016 More progress on Firrtl backend. 
Chisel -> Firrtl -> Verilog -> Firrtl -> Verilog is successful for a
simple rocket-chip design.
2017-02-13 11:17:53 -08:00
..
.gitignore
Progress in FIRRTL back-end
2016-11-18 00:32:35 +01:00
firrtl.cc
More progress on Firrtl backend.
2017-02-13 11:17:53 -08:00
Makefile.inc
Added first draft of FIRRTL back-end
2016-11-17 23:36:47 +01:00
test.sh
More progress on Firrtl backend.
2017-02-13 11:17:53 -08:00
test.v
More progress on Firrtl backend.
2017-02-13 11:17:53 -08:00