This website requires JavaScript.
Explore
Help
Sign In
luke
/
yosys
Watch
1
Star
0
Fork
0
mirror of
https://github.com/YosysHQ/yosys.git
synced
2026-10-06 10:03:36 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
6d4f056a353faeaa69dc23bb30c1ea05f38aae80
yosys
/
techlibs
/
microchip
T
History
Emil J. Tywoniak
785bd44da7
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
..
arith_map.v
…
brams_defs.vh
Add missing u sram init (
#3
)
2024-07-04 16:39:10 -04:00
cells_map.v
…
cells_sim.v
Revisions (
#4
)
2024-07-08 10:57:16 -04:00
LSRAM_map.v
…
LSRAM.txt
…
Makefile.inc
…
microchip_dffopt.cc
rtlil: represent Const strings as std::string
2024-10-14 06:28:12 +02:00
polarfire_dsp_map.v
…
synth_microchip.cc
inline all tests. Add switch to remove init values as PolarFire DFFs do not support init
2024-07-08 17:03:03 -04:00
uSRAM_map.v
Add missing u sram init (
#3
)
2024-07-04 16:39:10 -04:00
uSRAM.txt
…
