Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 12:21:16 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
6d2c445aebd37261d0e33ed4d90d09fd1a7bf618
yosys/frontends/verilog
T
History
likeamahoney e9442194f2 support automatic lifetime qualifier on procedural variables
2026-02-27 20:42:52 +03:00
..
.gitignore
read_verilog, ast: use unified locations in errors and simplify dependencies
2025-08-11 13:34:10 +02:00
const2ast.cc
Remove .c_str() calls from parameters to log_file_warning()
2025-09-16 23:03:45 +00:00
Makefile.inc
verilog: fix build dependency graph
2025-08-11 13:34:10 +02:00
preproc.cc
reduce OS ifdefs, refactor getting dirs and filenames from paths to files
2025-10-14 15:46:17 +02:00
preproc.h
preproc: formatting
2025-08-11 13:34:10 +02:00
verilog_error.cc
Use C++ stringf machinery in verilog_error
2025-09-12 06:21:56 +00:00
verilog_error.h
Use C++ stringf machinery in verilog_error
2025-09-12 06:21:56 +00:00
verilog_frontend.cc
read_verilog: remove log I left behind by accident
2026-01-13 18:47:23 +01:00
verilog_frontend.h
const2ast: fix for consistency with previous diagnostics behavior
2025-08-11 13:34:10 +02:00
verilog_lexer.h
verilog_lexer: refactor
2025-08-11 13:34:10 +02:00
verilog_lexer.l
verilog: Bufnorm cell backend and frontend support
2025-09-17 14:01:09 +02:00
verilog_location.h
verilog: Fix missing sstream include
2025-08-21 08:26:20 +01:00
verilog_parser.y
support automatic lifetime qualifier on procedural variables
2026-02-27 20:42:52 +03:00
Powered by Gitea Version: 1.27.2 Page: 1737ms Template: 162ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API