Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
6bf75be73bc0767b5df9e3fa33a58cfe6aae9f89
yosys/techlibs/efinix
T
History
whitequark 7191dd16f9 Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
..
arith_map.v
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
brams_map.v
one bit enable signal
2019-08-11 13:59:39 +02:00
brams.txt
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
cells_map.v
Add force_downto and force_upto wire attributes.
2020-05-19 01:42:40 +02:00
cells_sim.v
FF should be initialized to 0
2019-10-04 13:27:10 +02:00
efinix_fixcarry.cc
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
efinix_gbuf.cc
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
Makefile.inc
Harmonize BRAM/LUTRAM descriptions across all of Yosys.
2020-01-01 12:30:00 +00:00
synth_efinix.cc
Use C++11 final/override keywords.
2020-06-18 23:34:52 +00:00
Powered by Gitea Version: 1.27.2 Page: 69ms Template: 1ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API