Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-07 12:21:16 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
69eb39582b36101f005ca6c73eb908ca708f3417
yosys/tests/memlib
T
History
Miodrag Milanovic 91e41d8c80 Move parameters to module declaration
2024-04-08 12:44:37 +02:00
..
.gitignore
…
generate.py
memory_libmap: look for ram_style attributes on surrounding signals
2023-10-19 19:23:35 +02:00
memlib_9b1B.txt
…
memlib_9b1B.v
Move parameters to module declaration
2024-04-08 12:44:37 +02:00
memlib_block_sdp_1clk.txt
…
memlib_block_sdp_1clk.v
…
memlib_block_sdp.txt
…
memlib_block_sdp.v
…
memlib_block_sp_full.txt
…
memlib_block_sp_full.v
…
memlib_block_sp.txt
…
memlib_block_sp.v
…
memlib_block_tdp.txt
…
memlib_block_tdp.v
…
memlib_clock_sdp.txt
…
memlib_clock_sdp.v
…
memlib_lut.txt
…
memlib_lut.v
…
memlib_multilut.txt
…
memlib_multilut.v
…
memlib_wide_read.txt
…
memlib_wide_read.v
…
memlib_wide_sdp.txt
…
memlib_wide_sdp.v
…
memlib_wide_sp.txt
…
memlib_wide_sp.v
…
memlib_wide_write.txt
…
memlib_wide_write.v
…
memlib_wren.txt
…
memlib_wren.v
Move parameters to module declaration
2024-04-08 12:44:37 +02:00
run-test.sh
tests: use /usr/bin/env for bash.
2023-08-12 11:59:39 +10:00
Powered by Gitea Version: 1.27.2 Page: 1828ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API