yosys/techlibs at 68a829dbcd6ab0d4f74936fb5b9b6ff916db036b - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 19:31:00 +02:00

Files

T

History

Robert Ou 2abcd98527 coolrunner2: Move LOC attributes onto the IO cells

2018-01-17 16:17:32 -08:00

..

Organizing Speedster file names

2017-11-08 20:23:55 -06:00

Fix minor typo in "prep" help message

2017-12-19 21:44:05 +01:00

coolrunner2: Move LOC attributes onto the IO cells

2018-01-17 16:17:32 -08:00

Add first draft of eASIC back-end

2017-09-29 17:53:43 +02:00

Indenting fixes in gowin sim cell lib

2016-11-08 18:54:00 +01:00

Added RESET_TO_MAX parameter to $__COUNT_ cell. Cannot yet be extracted.

2017-09-14 10:26:32 -07:00

Fix port names in SB_IO_OD

2017-12-10 15:33:38 +00:00

Add "dffinit -highlow" and fix synth_intel

2018-01-09 18:42:19 +01:00

Add techlibs/xilinx/lut2lut.v

2017-07-10 12:09:05 +02:00

.gitignore

added .gitignore files

2013-01-05 11:19:11 +01:00