Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 18:13:40 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
67fbc00a1824aafb2af2e7c4b7a9590c7bc718fa
yosys/frontends
T
History
Alberto Gonzalez 00d74f0b9c Set Verilog source location for explicit blocks (begin ... end).
2020-04-17 06:23:03 +00:00
..
aiger
aigerparse: only define __STDC_FORMAT_MACROS it not already before.
2020-04-07 12:50:31 -07:00
ast
ast: Fix handling of identifiers in the global scope
2020-04-16 10:30:07 +01:00
blif
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
ilang
Clean up pseudo-private member usage in frontends/ilang/ilang_parser.y.
2020-04-13 04:22:00 +00:00
json
Update JSON front-end to process new attr/param encoding
2019-08-01 12:48:22 +02:00
liberty
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
rpc
kernel: use more ID::*
2020-04-02 07:14:08 -07:00
verific
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
verilog
Set Verilog source location for explicit blocks (begin ... end).
2020-04-17 06:23:03 +00:00
Powered by Gitea Version: 1.27.2 Page: 64ms Template: 2ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API