luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 03:23:11 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
67b78ea4fbb8b7d2fc36bb66e4e51e0e5c8d7d9a
yosys/backends/verilog
T
History
Clifford Wolf 241901461a Add "write_verilog -siminit" 
Signed-off-by: Clifford Wolf <[email protected]>
2019-02-28 15:03:03 -08:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Add "write_verilog -siminit"
2019-02-28 15:03:03 -08:00