Files
yosys/tests
Johan Olby 63457de80e mul2dsp: normalize operand order
Move the operand commute that puts the wider operand on A ahead of the
min-width checks. Checking the min-widths first made an asymmetric rule
(DSP_A_MINWIDTH != DSP_B_MINWIDTH) match only products that already had the
wider operand on A; a product in the other order was rejected before the
normalization.
2026-07-15 16:21:07 +02:00
..
2026-06-23 07:23:41 +02:00
2026-06-23 07:24:59 +02:00
2026-04-16 11:00:44 +02:00
2026-07-10 12:19:59 +02:00
2026-06-23 07:24:59 +02:00
2026-06-23 07:24:59 +02:00
2026-06-23 07:23:41 +02:00
2026-04-16 11:00:44 +02:00
2026-04-16 11:00:44 +02:00
2026-06-23 07:24:59 +02:00
2026-06-23 07:24:59 +02:00
2026-07-10 14:52:06 +02:00
2026-06-03 08:58:11 +00:00
2026-06-23 07:24:59 +02:00
2026-06-23 07:24:59 +02:00
2026-04-16 11:00:44 +02:00
2026-04-16 11:00:44 +02:00
2026-06-23 07:23:41 +02:00
2026-04-16 11:00:44 +02:00
2026-07-10 14:37:19 +02:00
2026-06-23 07:24:59 +02:00
2026-06-23 07:24:59 +02:00
2026-04-16 11:00:44 +02:00
2026-04-16 11:00:44 +02:00
2026-06-23 07:24:59 +02:00
2026-06-23 07:23:41 +02:00
2026-06-23 07:23:41 +02:00
2026-06-23 07:23:41 +02:00
2026-04-16 11:00:44 +02:00
2026-06-23 07:24:59 +02:00
2026-07-15 16:21:07 +02:00
2026-06-23 07:23:41 +02:00
2026-06-23 07:24:59 +02:00
Rm.
2026-07-07 04:03:17 +02:00
2026-06-23 07:23:41 +02:00
2026-06-03 08:58:11 +00:00
2026-07-10 12:19:59 +02:00
2026-06-23 07:24:59 +02:00