Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-10-06 10:03:36 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
62e5ff9ba8ce9711317f97efdb9810491aaa4f06
yosys/tests/bram
T
History
Clifford Wolf 1e3c2bff72 Added support for (single-clock) transparent memories to bram tests
2016-11-01 10:03:13 +01:00
..
.gitignore
Bram testbench (incomplete)
2015-01-01 17:01:17 +01:00
generate.py
Added support for (single-clock) transparent memories to bram tests
2016-11-01 10:03:13 +01:00
run-single.sh
Fixed "make test" for git head of iverilog
2016-10-11 12:12:32 +02:00
run-test.sh
Added support for (single-clock) transparent memories to bram tests
2016-11-01 10:03:13 +01:00
Powered by Gitea Version: 1.27.2 Page: 124ms Template: 1ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API