Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 04:41:06 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
60fb9cabcfad985a4f35acaa74fd6e63b45081bc
yosys/passes
T
History
Anonymous Maarten 60fb9cabcf msvc does not support designated initializers in structs
2020-06-17 16:20:52 +02:00
..
cmds
Merge pull request #2085 from rswarbrick/select
2020-06-08 15:55:52 +02:00
equiv
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
fsm
fsm_extract: avoid calling log_signal to determine wire name
2020-06-08 03:49:58 +02:00
hierarchy
Merge pull request #2089 from rswarbrick/modports
2020-06-08 15:48:11 +02:00
memory
Add flooring division operator
2020-05-28 22:59:04 +02:00
opt
Do not optimize away FFs in "prep" and Verific fron-end
2020-06-09 15:54:14 +02:00
pmgen
xilinx: xilinx_dsp_cascade to check CREG for DSP48E1 only
2020-04-22 17:43:25 -07:00
proc
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
sat
Drive-by modernization in sat.cc
2020-06-09 22:48:26 +02:00
techmap
msvc does not support designated initializers in structs
2020-06-17 16:20:52 +02:00
tests
Add flooring division operator
2020-05-28 22:59:04 +02:00
Powered by Gitea Version: 1.27.2 Page: 3804ms Template: 15ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API