luke/yosys
1
0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-06 20:12:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
605d127517163f3d1113a6dbf19abcd55eb63dbb
yosys/techlibs
T
History
Jannis Harder 605d127517 simlib: Silence iverilog warning for $lut 
iverilog complains about implicitly truncating LUT when connecting it to
the `$bmux` A input. This explicitly truncates it to avoid that warning
without changing the behaviour otherwise.
2022-11-30 18:24:35 +01:00
..
achronix
Test fixes for latest iverilog
2022-09-21 15:46:43 +02:00
anlogic
anlogic: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
common
simlib: Silence iverilog warning for $lut
2022-11-30 18:24:35 +01:00
coolrunner2
Blackbox all whiteboxes after synthesis
2021-03-17 21:07:20 +00:00
easic
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
ecp5
Add -no-rw-check option to memory_dff + memory + synth_{ice40,ecp5,gowin}.
2022-06-02 23:16:12 +02:00
efinix
efinix: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
fabulous
fabulous: Allow adding extra custom prims and map rules
2022-11-17 13:34:58 +01:00
gatemate
Fix static initialization, fixes mingw build
2022-07-04 19:31:38 +02:00
gowin
Apicula now supports lutram
2022-07-03 12:45:03 +02:00
greenpak4
Fixing old e-mail addresses and deadnames
2021-06-08 00:39:36 +02:00
ice40
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
intel
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
intel_alm
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
machxo2
machxo2: Use memory_libmap pass.
2022-05-18 17:32:56 +02:00
nexus
nexus: Fix BRAM mapping.
2022-08-09 23:47:55 +02:00
quicklogic
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
sf2
Test fixes for latest iverilog
2022-09-21 15:46:43 +02:00
xilinx
Fitting help messages to 80 character width
2022-08-24 10:40:57 +12:00
.gitignore
added .gitignore files
2013-01-05 11:19:11 +01:00