mirror of
https://github.com/YosysHQ/yosys.git
synced 2026-10-07 02:23:09 +02:00
On Minerva SoC SRAM, depending on the compiler, this change improves overall time by 4-7%.
On Minerva SoC SRAM, depending on the compiler, this change improves overall time by 4-7%.