yosys/tests/bind at 5cd9efefe3eb4af179f326515a9891badf34fd91 - yosys - Gitea: Git with a cup of tea

luke/yosys

mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 04:41:06 +02:00

Files

T

History

Miodrag Milanovic 8953007483 Use generic testing on few more places

2026-04-16 11:00:44 +02:00

..

basic.sv

Add support for parsing the SystemVerilog 'bind' construct

2021-07-16 09:31:39 -04:00

basic.ys

Add support for parsing the SystemVerilog 'bind' construct

2021-07-16 09:31:39 -04:00

cell_list.sv

Add support for parsing the SystemVerilog 'bind' construct

2021-07-16 09:31:39 -04:00

cell_list.ys

Add support for parsing the SystemVerilog 'bind' construct

2021-07-16 09:31:39 -04:00

generate_mk.py

Use generic testing on few more places

2026-04-16 11:00:44 +02:00

hier.sv

Add support for parsing the SystemVerilog 'bind' construct

2021-07-16 09:31:39 -04:00

hier.ys

Add support for parsing the SystemVerilog 'bind' construct

2021-07-16 09:31:39 -04:00

inst_list.sv

Add support for parsing the SystemVerilog 'bind' construct

2021-07-16 09:31:39 -04:00

inst_list.ys

Add support for parsing the SystemVerilog 'bind' construct

2021-07-16 09:31:39 -04:00

param.sv

Add support for parsing the SystemVerilog 'bind' construct

2021-07-16 09:31:39 -04:00

param.ys

Add support for parsing the SystemVerilog 'bind' construct

2021-07-16 09:31:39 -04:00

toplevel.sv

Add support for parsing the SystemVerilog 'bind' construct

2021-07-16 09:31:39 -04:00

toplevel.ys

Add support for parsing the SystemVerilog 'bind' construct

2021-07-16 09:31:39 -04:00