Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-04 19:31:00 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
5c82c19b4b58dfa6a1e03195a81d4e9a23cd7848
yosys/frontends
T
History
Eddie Hung a0afa1787e aiger: fixes for ports that have start_offset != 0
2020-05-02 10:00:32 -07:00
..
aiger
aiger: fixes for ports that have start_offset != 0
2020-05-02 10:00:32 -07:00
ast
Clear current_scope when done with RTLIL generation, fixes #1837
2020-04-22 14:51:20 +02:00
blif
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
ilang
ilang, ast: Store parameter order and default value information.
2020-04-21 19:09:00 +02:00
json
Update JSON front-end to process new attr/param encoding
2019-08-01 12:48:22 +02:00
liberty
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
rpc
Add WASI platform support.
2020-04-30 18:56:25 +00:00
verific
verific: ignore anonymous enums
2020-04-30 07:48:47 -07:00
verilog
Set Verilog source location for explicit blocks (begin ... end).
2020-04-17 06:23:03 +00:00
Powered by Gitea Version: 1.27.2 Page: 2232ms Template: 494ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API