Logo
Explore Help
Sign In
luke/yosys
Watch 1
Star 0
Fork 0
mirror of https://github.com/YosysHQ/yosys.git synced 2026-09-08 04:41:06 +02:00
Code Issues Packages Projects Releases Wiki Activity
Files
5ab59cd59ee90abc4b6991486854dbe4c3f4d0a4
yosys/passes
T
History
Eddie Hung 5ab59cd59e Resolve @cliffordwolf comment on sigmap
2019-06-07 11:36:19 -07:00
..
cmds
Major rewrite of wire selection in setundef -init
2019-06-05 10:26:48 +02:00
equiv
Add -undef option to equiv_opt, passed to equiv_induct
2019-04-26 11:16:48 -07:00
fsm
fsm_opt: Fix runtime error for FSMs without a reset state
2019-02-07 10:35:36 +00:00
hierarchy
Refactor hierarchy wand/wor handling
2019-05-28 16:43:25 +02:00
memory
memory_bram: Fix multiport make_transp
2019-04-07 16:56:31 +01:00
opt
Resolve @cliffordwolf comment on sigmap
2019-06-07 11:36:19 -07:00
pmgen
Do not use shiftmul peepopt pattern when mul result is truncated, fixes #1047
2019-05-28 17:17:56 +02:00
proc
Improve proc full_case detection and handling, fixes #931
2019-04-18 15:13:47 +02:00
sat
Error out if no top module given before 'sim'
2019-06-05 14:16:24 -07:00
techmap
Move muxpack from passes/techmap to passes/opt
2019-06-06 12:15:13 -07:00
tests
flowmap: implement depth relaxation.
2019-01-08 01:13:05 +00:00
Powered by Gitea Version: 1.27.2 Page: 78ms Template: 4ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API